Online citations, reference lists, and bibliographies.

Analog ESD And Latchup Design Rule Checking And Verification

Steven H. Voldman
Published 2014 · Engineering

Cite This
Download PDF
Analyze on Scholarcy
Share
This paper references
10.1145/1233501.1233604
Current Path Analysis for Electrostatic Discharge Protection
Hung-Yi Liu (2006)
10.1145/1120725.1120750
ESDZapper: a new layout-level verification tool for finding critical discharging path under ESD stress
R. Zhan (2005)
10.1109/ICCAD.1993.580090
Latchup-aware placement and parasitic-bounded routing of custom analog cells
B. Basaran (1993)
10.1109/ICECS.2001.957690
Automatic methodology for placing the guard rings into chip layout to prevent latchup in CMOS IC's
M. Ker (2001)
10.1109/IRWS.1997.660296
Automated extraction of parasitic BJTs for CMOS I/O circuits under ESD stress
Tong Li (1997)
10.1109/EOSESD.1998.737040
An automated tool for detecting ESD design errors
S. Siha (1998)
10.1109/EOSESD.2000.890117
VerifyESD: a tool for efficient circuit level ESD simulations of mixed-signal ICs
M. Baird (2000)
Topology-aware ESD checking: A new approach to ESD protection
Hartmut Marquardt (2012)
An automated electrostatic discharge computer-aided design system with the incorporation of hierarchical parameterized cells in BiCMOS analog and RF technology for mixed signal applications
S. Voldman (2002)
An automated ESD verification tool for analog design
Hans Kunz (2010)
10.1109/CICC.1997.606579
Whole-chip ESD protection scheme for CMOS mixed-mode IC's in deep-submicron CMOS technology
M. Ker (1997)
An automated approach for verification of onchip interconnect resistance for electrostatic discharge paths
Neelu Trivedi (2011)
Cross domain protection analysis and verification using whole chip ESD simulation
Mototsugu Okushima (2010)
10.1002/9781118703328
Electrical Overstress (EOS)
S. Voldman (2013)
10.1109/4.75012
KOAN/ANAGRAM II: new tools for device-level analog placement and routing
J. M. Cohn (1991)
10.1145/277044.277129
Layout extraction and verification methodology CMOS I/O circuits
T. Li (1998)
10.1109/CICC.1997.606605
Circuit-level simulation and layout optimization for deep submicron EOS/ESD output protection device
Tong Li (1997)
10.1145/774572.774647
A technology-independent CAD tool for ESD protection device extraction: ESDExtractor
R. Zhan (2002)
10.1109/EOSESD.1998.737048
Substrate resistance modeling and circuit-level simulation of parasitic device coupling effects for CMOS I/O circuits under ESD stress
T. Li (1998)
10.1145/309847.309996
Substrate modeling and lumped substrate resistance extraction for CMOS ESD/latchup circuit simulation
T. Li (1999)
Hierarchical verification of chip-level ESD design rules
Z. Lu (2010)
A DRC-based check tool for ESD layout verification
Theo Smedes (2009)
10.1016/J.ELSTAT.2006.05.006
Guard rings : Structures, design methodology, integration, experimental results, and analysis for RF CMOS and RF mixed signal BiCMOS silicon germanium technology
S. Voldman (2006)
Efficient multi-domain ESD analysis and verification for large SoC designs
N. Chang (2011)
Automatic layout based verification of electrostatic discharge paths
P. Ngan (2001)
A predictive full chip dynamic ESD simulation and analysis tool for analog and mixed-signal ICs
Guangchun Tian (2011)
An ESD design automation framework and tool flow for nano-scale CMOS technologies
M. Muhammad (2010)



Semantic Scholar Logo Some data provided by SemanticScholar