Online citations, reference lists, and bibliographies.
Please confirm you are human
(Sign Up for free to never see this)
← Back to Search

Acceleration Mechanisms For Computer Performance Enhancements

M. Korsloot, A. J. Goor
Published 1990 · Computer Science

Save to my Library
Download PDF
Analyze on Scholarcy
Share
Abstract Acceleration mechanisms are necessary to provide computer users with sufficient processing speed. However, because of the abundance of acceleration mechanisms, it is difficult to discern the relation between these mechanisms. Therefore this paper introduces an overview of acceleration mechanisms, in which acceleration mechanisms for single thread systems are divided according to the level in a computer system at which they are introduced. Two trends in acceleration mechanisms at the architectural level are the use of special purpose architectures and the reduction of hardware complexity. Acceleration mechanisms at the organizational level can be divided into two groups, related to latency and bandwidth. Both these groups have two components, storage and execution. The main techniques for acceleration at this level are pipelining and parallelism, which techniques can be applied to both storage and execution. Acceleration mechanisms at the realization level include the development of newer technologies and increases in packaging density. These mechanisms tend to be evolutionary.
This paper references
10.1145/359327.359336
The CRAY-1 computer system
R. M. Russell (1978)
10.1109/MC.1986.1663177
An Introduction to GaAs Microprocessor Architecture for VLSI
V. Milutinovic (1986)
Computer architecture and parallel processing
K. Hwang (1986)
Beyond RISC: High-Precision Architecture
J. Birnbaum (1986)
10.1109/40.16780
A digital signal processor with IEEE floating-point arithmetic
G. Sohie (1988)
Guest Editor's Introduction: High-Performance Microprocessors-the RISC Dilemma
V. K. Huang (1989)
10.1109/40.16778
The TMS320C30 floating-point digital signal processor
P. Papamichalis (1988)
10.1109/40.24848
The design of the 88000 RISC family
C. Melear (1989)
10.1109/MM.1985.304507
The Intel 80386 - Architecture And Implementation
Khaled El-Ayat (1985)
10.1109/2.68
Reducing the branch penalty in pipelined processors
D. J. Lalja (1988)
The Architecture of Pipelined Computers
P. Kogge (1981)
Bulldog: A Compiler for VLIW Architectures
J. R. Ellis (1986)
10.1109/MC.1987.1663695
A Survey of RISC Processors and Computers of the Mid-1980s
C. Gimarc (1987)
10.1145/2465.214917
Reduced instruction set computers
D. Patterson (1985)
The impact of classification schemes on computer architecture
W. Händler (1986)
10.1145/356683.356687
Pipeline Architecture
C. Ramamoorthy (1977)
10.1109/PROC.1966.5273
Very high-speed computing systems
M. J. Flynn (1966)
10.1109/2.86786
A taxonomy for computer architectures
D. Skillicorn (1988)
10.1109/6.24150
Intel's secret is out
T. Perry (1989)
10.1147/RD.242.0107
Josephson Computer Technology: An IBM Research Project
W. Anacker (1980)



Semantic Scholar Logo Some data provided by SemanticScholar