Online citations, reference lists, and bibliographies.
Please confirm you are human
(Sign Up for free to never see this)
← Back to Search

Vertical Nanowire Array-based Field Effect Transistors For Ultimate Scaling.

G. Larrieu, X. Han
Published 2013 · Materials Science, Medicine

Save to my Library
Download PDF
Analyze on Scholarcy
Share
Nanowire-based field-effect transistors are among the most promising means of overcoming the limits of today's planar silicon electronic devices, in part because of their suitability for gate-all-around architectures, which provide perfect electrostatic control and facilitate further reductions in "ultimate" transistor size while maintaining low leakage currents. However, an architecture combining a scalable and reproducible structure with good electrical performance has yet to be demonstrated. Here, we report a high performance field-effect transistor implemented on massively parallel dense vertical nanowire arrays with silicided source/drain contacts and scaled metallic gate length fabricated using a simple process. The proposed architecture offers several advantages including better immunity to short channel effects, reduction of device-to-device variability, and nanometer gate length patterning without the need for high-resolution lithography. These benefits are important in the large-scale manufacture of low-power transistors and memory devices.
This paper references
10.1016/J.MEE.2011.03.163
Moore's crystal ball: Device physics and technology past the 15nm generation
K. Kuhn (2011)
10.1038/nnano.2010.15
Nanowire transistors without junctions.
Jean-Pierre Colinge (2010)
10.1109/55.553049
Scaling theory for cylindrical, fully-depleted, surrounding-gate MOSFET's
C. Auth (1997)
Semiconductor Material and Device Characterization, 3rd Edition
D. Schroder (2005)
10.1016/J.MSEB.2008.10.014
Impact of channel doping on Schottky barrier height and investigation on p-SB MOSFETs performance
G. Larrieu (2008)
10.1038/nature11293
A III–V nanowire channel on silicon for high-performance vertical transistors
K. Tomioka (2012)
10.1155/2012/492121
Vertical silicon nanowire platform for low power electronics and clean energy applications
D. Kwong (2012)
10.1109/LED.2011.2131111
CMOS Inverter Based on Schottky Source–Drain MOS Technology With Low-Temperature Dopant Segregation
G. Larrieu (2011)
10.1021/nl802398j
Control of InAs nanowire growth directions on Si.
K. Tomioka (2008)
10.1021/nl903125m
Vertical InAs nanowire wrap gate transistors with f(t) > 7 GHz and f(max) > 20 GHz.
M. Egard (2010)
10.1038/nature10679
Tunnel field-effect transistors as energy-efficient electronic switches
A. Ionescu (2011)
10.1126/SCIENCE.291.5504.630
Directed assembly of one-dimensional nanostructures into functional networks.
Y. Huang (2001)
10.1016/J.SUSC.2012.01.021
Carrier injection at silicide/silicon interfaces in nanowire based-nanocontacts
Xiang-Lei Han (2012)
10.1016/J.MEE.2010.12.102
Realization of ultra dense arrays of vertical silicon nanowires with defect free surface and perfect anisotropy using a top-down approach
Xiang-Lei Han (2011)
10.1063/1.111914
Self‐limiting oxidation for fabricating sub‐5 nm silicon nanowires
H. Liu (1994)
10.1038/nature10676
Multigate transistors as the future of classical metal–oxide–semiconductor field-effect transistors
I. Ferain (2011)
10.1002/SMLL.200500181
Realization of a silicon nanowire vertical surround-gate field-effect transistor.
V. Schmidt (2006)
10.1109/LED.2011.2162309
Enhanced Electrostatic Integrity of Short-Channel Junctionless Transistor With High- $\kappa$ Spacers
S. Gundapaneni (2011)
10.1021/nl3010995
Effects of strain on the carrier mobility in silicon nanowires.
Y. Niquet (2012)
10.1063/1.1290272
Electric-field assisted assembly and alignment of metallic nanowires
P. Smith (2000)
10.1109/LED.2011.2131118
Junctionless Vertical-Si-Nanowire-Channel-Based SONOS Memory With 2-Bit Storage per Cell
Y. Sun (2011)
10.1016/J.MEE.2011.03.128
Temperature and annealing effects on InAs nanowire MOSFETs
Sofia Johansson (2011)
10.1109/LED.2007.915374
Vertical Enhancement-Mode InAs Nanowire Field-Effect Transistor With 50-nm Wrap Gate
C. Thelander (2008)
10.1021/NL048901J
From Si source gas directly to positioned, electrically contacted Si nanowires: The self-assembling Grow-in-place approach
Y. Shan (2004)



This paper is referenced by
10.12693/APHYSPOLA.129.A-111
Influence of Geometrical Parameters on the Transport Characteristics of Gated Core-Multishell Nanowires
T. Palutkiewicz (2016)
10.1109/EUMC.2015.7345849
Sub-10 nm-scale capacitors and tunnel junctions measurements by SMM coupled to RF interferometry
F. Wang (2015)
10.1016/J.MEE.2013.03.055
High resolution HSQ nanopillar arrays with low energy electron beam lithography
Y. Guerfi (2013)
10.1103/PHYSREVB.97.115421
Time-varying metamaterials based on graphene-wrapped microwires: Modeling and potential applications
M. M. Salary (2018)
10.1016/J.MSSP.2015.09.011
Defect evolution and dopant activation in laser annealed Si and Ge
F. Cristiano (2016)
10.3390/ma13030771
A Novel Dry Selective Isotropic Atomic Layer Etching of SiGe for Manufacturing Vertical Nanowire Array with Diameter Less than 20 nm
J. Li (2020)
3D logic cells design and results based on Vertical NWFET technology including tied compact model
C. Mukherjee (2020)
10.1038/s41598-020-69493-y
Noise suppression beyond the thermal limit with nanotransistor biosensors
Yurii Kutovyi (2020)
Simulation of electronic states in a nanowire field-effect transistor
C. Ares (2015)
10.1016/J.SOLMAT.2014.07.015
Modeling of dual-metal Schottky contacts based silicon micro and nano wire solar cells
M. G. Rabbani (2014)
10.1016/J.SNB.2020.128835
Ultra-high sensitivity pH-sensors using silicon nanowire channel dual-gate field-effect transistors fabricated by electrospun polyvinylpyrrolidone nanofibers pattern template transfer
Seong-Kun Cho (2021)
10.1063/1.4894091
Towards reproducible, scalable lateral molecular electronic devices
Colm Durkan (2014)
10.1063/1.4940197
A top-gate GaN nanowire metal–semiconductor field effect transistor with improved channel electrostatic control
Ž. Gačević (2016)
10.1021/am504469y
Fabrication of carbon-coated silicon nanowires and their application in dye-sensitized solar cells.
Junhee Kim (2014)
10.1007/978-3-319-44260-0_14
Simulations of Transport Characteristics of Core-Shell Nanowire Transistors with Electrostatic All-Around Gate
T. Palutkiewicz (2016)
10.1088/0957-4484/25/40/405703
Quantitative impedance characterization of sub-10 nm scale capacitors and tunnel junctions with an interferometric scanning microwave microscope.
Fei Wang (2014)
10.1088/1674-4926/36/2/024003
High performance 20 nm GaSb/InAs junctionless tunnel field effect transistor for low power supply
Pranav Kumar Asthana (2015)
10.1109/S3S.2015.7333523
Transconductance hump in vertical gate-all-around tunnel-FETs
F. Neves (2015)
10.1007/S10825-019-01321-7
Understanding the electrostatics of top-electrode vertical quantized Si nanowire metal–insulator–semiconductor (MIS) structures for future nanoelectronic applications
S. Sikdar (2019)
Vertical III-V Nanowire Tunnel Field-Effect Transistor
E. Memišević (2017)
10.1109/SISPAD.2015.7292353
Power-performance-area engineering of 5nm nanowire library cells
V. Moroz (2015)
10.1088/0957-4484/24/49/495301
Modelling and engineering of stress based controlled oxidation effects for silicon nanostructure patterning.
Xiang-Lei Han (2013)
10.1016/j.mssp.2020.105434
Optimization of zero-level interlayer dielectric materials for gate-all-around silicon nanowire channel fabrication in a replacement metal gate process
Q. Zhang (2021)
10.1016/BS.SEMSEM.2015.09.005
Nanowire Tunneling Field-Effect Transistors
J. Knoch (2016)
10.1109/RADECS.2016.8093102
Monte Carlo simulations of low energy electrons in silicon
J. Pierron (2016)
10.1007/s11664-014-3455-0
Silver Nanoparticles in Comparison with Ionic Liquid and rGO as Gate Dopant for Paper–Pencil-Based Flexible Field-Effect Transistors
S. Mandal (2014)
10.1109/ESSDERC.2015.7324750
Vertical field effect transistor with sub-15nm gate-all-around on Si nanowire array
G. Larrieu (2015)
10.1088/0957-4484/27/41/415302
Low temperature dry etching of chromium towards control at sub-5 nm dimensions.
Daniel Staaks (2016)
10.5075/EPFL-THESIS-7191
Scalable Nanowire Networks: Growth and Functionality
M. Friedl (2020)
10.1109/ULIS.2015.7063816
Comparison between vertical silicon NW-TFET and NW-MOSFETfrom analog point of view
P. Agopian (2015)
10.1109/CICC.2013.6658401
Prospective for nanowire transistors
Jean-Pierre Colinge (2013)
10.1063/1.4940755
Optimal inverter logic gate using 10-nm double gate-all-around (DGAA) transistor with asymmetric channel width
Myunghwan Ryu (2016)
See more
Semantic Scholar Logo Some data provided by SemanticScholar