Online citations, reference lists, and bibliographies.
← Back to Search

Single‐electron Transistor Logic

R. Chen, A. Korotkov, K. Likharev
Published 1996 · Physics

Save to my Library
Download PDF
Analyze on Scholarcy
Share
We present the results of numerical simulations of a functionally complete set of complementary logic circuits based on capacitively coupled single‐electron transistors (CSETs). The family includes an inverter/buffer stage, as well as two‐input NOR, NAND, and XOR gates, all using similar tunnel junctions, and the same dc bias voltage and logic levels. Maximum operation temperature, switching speed, power consumption, noise tolerances, error rate, and critical parameter margins of the basic gates have been estimated. When combined with the data from a preliminary geometrical analysis, the results indicate that implementation of the CSET logic family for operation at T∼20 K will require fabrication of structures with ∼2‐nm‐wide islands separated by ∼1‐nm‐wide tunnel gaps.
This paper references



This paper is referenced by
10.1134/1.1427978
Scanning tunneling spectroscopy of a-C:H and a-C:(H, Cu) films prepared by magnetron sputtering
T. K. Zvonareva (2001)
Etude des mécanismes de transport électrique dans des structures à base de nanocristaux de silicium ordonnés
A. Beaumont (2005)
Single-Electron Logic Cells and SET/FET Hybrid Integrated Circuits
S. Kim (2006)
10.1142/S0217979207037119
RARE-EARTH METAL SILICIDE NANOSTRUCTURES ON Si(001) SURFACE
T. Ding (2007)
10.1109/16.870555
Memory cell simulation on the nanometer scale
H. Muller (2000)
10.1016/j.mejo.2010.08.021
Design and simulation of octal-to-binary encoder using capacitive single-electron transistors (C-SETs)
P. Agarwal (2011)
10.1109/LED.2003.817873
A novel half-adder circuit based on nanometric ballistic Y-branched junctions
S. Reitzenstein (2003)
10.1016/S0026-2692(00)00126-9
A single-electron XOR gate
M. Dasigenis (2001)
10.1023/A:1008372900256
Considerations about Nanoelectronic GSI Processors
Jose´ Camargo da Costa (2000)
On Effective Computation with Single Electron Tunnelling Devices
S. Cotofana (2007)
Nanoelectronics : A promising option for giga to terascale integration
J. Costa ()
10.1016/S0167-9317(97)00181-0
Beyond CMOS: quantum devices
J. Gautier (1997)
10.1007/978-3-540-30132-5_136
Design of Single Electron Circuitry for a Stochastic Logic Neural Network
H. Akima (2004)
10.1145/1403375.1403621
Adaptive Simulation for Single-Electron Devices
N. Allec (2008)
10.1007/s10836-006-0555-7
Towards Nanoelectronics Processor Architectures
W. Rao (2007)
10.1063/1.368926
SINGLE-ELECTRON-PARAMETRON-BASED LOGIC DEVICES
A. Korotkov (1998)
10.1063/1.120644
MULTIPLE-JUNCTION SINGLE-ELECTRON TRANSISTORS FOR DIGITAL APPLICATIONS
R. Chen (1998)
10.1063/1.2089149
Exclusive-OR gate using a two-input single-electron transistor in single-wall carbon nanotubes
D. Tsuya (2005)
10.1145/988952.988980
NANOPRISM: a tool for evaluating granularity vs. reliability trade-offs in nano architectures
D. Bhaduri (2004)
Adaptive Simulation forSingle-Electron Devices
N. Allec (2008)
10.1557/PROC-1018-EE09-07
Silicon Nanowire Electromechanical Switch for Logic Device Application
Q. Li (2007)
Transistors mono-electroniques double-grille : Modélisation, conception and évaluation d’architectures logiques
M. Bounouar (2013)
Simulation and analysis of single-electron transistors with 1-dimension multiple islands
B. Sui (2009)
10.1016/J.PHYSE.2006.07.031
Single-electron logic based on capacitively coupled double quantum dots
L. Yu (2006)
10.1109/TVLSI.2008.2012014
History Index of Correct Computation for Fault-Tolerant Nano-Computing
Y. Dotan (2009)
10.1109/SMICND.2004.1402800
On effective computation with nanodevices: a single electron tunnelling technology case study
S. Cotofana (2004)
10.1016/B978-0-44-453153-7.00032-8
Silicon Single Electron Transistors Operating at Room Temperature and Their Applications
K. Miyaji (2011)
10.1109/TC.2005.40
Addition related arithmetic operations via controlled transport of charge
S. Cotofana (2005)
10.1063/1.1379352
Fabrication and integration possibilities of ultrasmall quantum dots in silicon-on-insulator material
A. Tilke (2001)
10.1126/SCIENCE.280.5370.1716
A Defect-Tolerant Computer Architecture: Opportunities for Nanotechnology
J. Heath (1998)
10.1109/VLSID.2006.69
Design of multi-bit SET adder and its fault simulation
D. Datta (2006)
10.1109/TNANO.2002.1005426
Nanotechnology goals and challenges for electronic applications
M. Bohr (2002)
See more
Semantic Scholar Logo Some data provided by SemanticScholar