Online citations, reference lists, and bibliographies.
← Back to Search

Prospective For Nanowire Transistors

Jean-Pierre Colinge, S. Dhong
Published 2013 · Materials Science, Computer Science

Save to my Library
Download PDF
Analyze on Scholarcy
Share
The multigate nanowire FET architecture allows for ultimate short-channel control and push Moore's law down to sub-5nm gate lengths. This paper reviews nanowire transistor device physics as well as circuit prospects in the fields of CMOS logic, memory, analog, RF and integrated sensor applications.
This paper references
Effects of Strain on the Carrier Mobility in Silicon Nanowires ”
F. D. R. Bonnet (2012)
A novel junctionless all-around-gate SONOS device with a quantum nanowire on a bulk substrate for 3D stack NAND flash memory
S. Choi (2011)
10.1016/J.SSE.2011.12.008
Impact of process and geometrical parameters on the electrical characteristics of vertical nanowire silicon n-TFETs
A. Vandooren (2012)
10.1109/LED.2012.2216247
Numerical Model of Gate-All-Around MOSFET With Vacuum Gate Dielectric for Biomolecule Detection
R. Gautam (2012)
10.1109/LED.2011.2106757
Vertical Si-Nanowire $n$-Type Tunneling FETs With Low Subthreshold Swing ($\leq \hbox{50}\ \hbox{mV/decade}$ ) at Room Temperature
R. Gandhi (2011)
10.1109/LED.2006.873381
High-performance fully depleted silicon nanowire (diameter /spl les/ 5 nm) gate-all-around CMOS devices
N. Singh (2006)
10.1143/JJAP.51.06FE20
Extraction Method for Substrate-Related Components of Vertical Junctionless Silicon Nanowire Field-Effect Transistors and Its Verification on Radio Frequency Characteristics
S. Shin (2012)
10.1109/16.141237
Scaling the Si MOSFET: from bulk to SOI to bulk
R. Yan (1992)
Comparison of junctionless GaN FinFET and AlGaN/GaN FinFET.
K.-S. Im (2013)
10.1038/nature11293
A III–V nanowire channel on silicon for high-performance vertical transistors
K. Tomioka (2012)
10.1109/TED.2012.2193129
Considerations for Ultimate CMOS Scaling
K. Kuhn (2012)
10.1039/c3nr33738c
Vertical nanowire array-based field effect transistors for ultimate scaling.
G. Larrieu (2013)
10.1109/TNANO.2013.2279424
First Principle-Based Analysis of Single-Walled Carbon Nanotube and Silicon Nanowire Junctionless Transistors
L. Ansari (2013)
10.1109/RFIC.2011.5940626
A new method to achieve RF linearity in SOI nanowire MOSFETs
A. Razavieh (2011)
10.1109/LED.2013.2244056
A Junctionless Gate-All-Around Silicon Nanowire FET of High Linearity and Its Potential Applications
Tao Wang (2013)
10.1063/1.4747448
Vertically stacked individually tunable nanowire field effect transistors for low power operation with ultrahigh radio frequency linearity
Y. Song (2012)
10.1109/ICICDT.2008.4567292
3D multichannels and stacked nanowires technologies for new design opportunities in nanoelectronics
T. Ernst (2008)
10.1109/IEDM.2011.6131524
Demonstration of memory string with stacked junction-less SONOS realized on vertical silicon nanowire
Y. Sun (2011)
10.1109/IEDM.2006.346955
Novel 3D integration process for highly scalable Nano-Beam stacked-channels GAA (NBG) FinFETs with HfO2/TiN gate stack
T. Ernst (2006)
10.1002/SMLL.200500181
Realization of a silicon nanowire vertical surround-gate field-effect transistor.
V. Schmidt (2006)
10.1109/TED.2012.2194785
Performance Breakthrough in Gate-All-Around Nanowire n- and p-Type MOSFETs Fabricated on Bulk Silicon Substrate
Y. Song (2012)
Si Junctionless Transistor for Sensing Application: Subthreshold Region Sensor
R. Yu (2013)
10.1016/0038-1101(84)90036-4
Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gate
T. Sekigawa (1984)
10.1109/TNANO.2008.2004409
Spice Modeling of Silicon Nanowire Field-Effect Transistors for High-Speed Analog Integrated Circuits
S. Hamedi-Hagh (2008)
10.1109/TED.2013.2248734
Performances of Strained Nanowire Devices: Ballistic Versus Scattering-Limited Currents
V. Nguyen (2013)
10.1109/LED.2012.2212691
Performance of Omega-Shaped-Gate Silicon Nanowire MOSFET With Diameter Down to 8 nm
S. Barraud (2012)
10.1109/INEC.2013.6465941
Optimizing nanoscale MOSFET architecture for low power analog/RF applications
D. Ghosh (2013)
10.1109/VLSIT.2004.1345476
5nm-gate nanowire FinFET
F. Yang (2004)
10.1109/LED.2011.2165331
CMOS-Compatible Vertical-Silicon-Nanowire Gate-All-Around p-Type Tunneling FETs With $\leq 50$-mV/decade Subthreshold Swing
R. Gandhi (2011)
10.1109/55.936358
Pi-Gate SOI MOSFET
Jong-Tae Park (2001)
10.1016/J.SSE.2006.11.013
Device design guidelines for nano-scale MuGFETs
Chi-Woo Lee (2007)
Colinge, “Junctionless Multiple-Gate Transistors for Analog Applications
J. P. Kranti (2011)
10.1109/TED.2012.2192479
Design Optimization for Digital Circuits Built With Gate-All-Around Silicon Nanowire Transistors
Yuchao Liu (2012)
10.1038/nnano.2010.15
Nanowire transistors without junctions.
Jean-Pierre Colinge (2010)
10.1109/IEDM.2006.346841
Three Dimensionally Stacked SiGe Nanowire Array and Gate-All-Around p-MOSFETs
L.K. Bera (2006)
10.1109/LED.2012.2220515
Complementary Silicon Nanowire Hydrogen Ion Sensor With High Sensitivity and Voltage Output
J. Lee (2012)
10.1016/j.mejo.2011.12.002
Assessment of structure variation in silicon nanowire FETs and impact on SRAM
Yi-Bo Liao (2012)
10.5370/JEET.2008.3.4.566
Design of Next Generation Amplifiers Using Nanowire FETs
S. Hamedi-Hagh (2008)
10.1038/nature10679
Tunnel field-effect transistors as energy-efficient electronic switches
A. Ionescu (2011)
10.1109/TED.2013.2247763
Investigation of Silicon Nanowire Gate-All-Around Junctionless Transistors Built on a Bulk Substrate
D. Moon (2013)
10.1109/VLSIT.2008.4588593
Gate-all-around single silicon nanowire MOSFET with 7 nm width for SONOS NAND flash memory
K. H. Yeo (2008)
10.1109/LED.2012.2231395
Performance Comparison Between Bulk and SOI Junctionless Transistors
M. Han (2013)
10.1109/TED.2007.909059
Design Considerations of Silicon Nanowire Biosensors
P.R. Nair (2007)
10.1109/IEDM.2012.6479043
Improving analog/RF performance of multi-gate devices through multi-dimensional design optimization with awareness of variations and parasitics
Yuchao Liu (2012)
10.1021/nl3010995
Effects of strain on the carrier mobility in silicon nanowires.
Y. Niquet (2012)
Analysis of silicon thickness reduction on analog parameters of GC GAA SOI transistors operating up to 300°C
C Gomes Dos Santos (2006)
10.1109/VTSA.2011.5872271
Junction-Less Stackable SONOS Memory Realized on Vertical-Si-Nanowire for 3-D Application
Y. Sun (2011)
10.1109/IEDM.1990.237128
Silicon-on-insulator 'gate-all-around device'
J. Colinge (1990)
5nmGate Nanowire FinFET
Li (2004)
10.1109/IEDM.2012.6479117
20–80nm Channel length InGaAs gate-all-around nanowire MOSFETs with EOT=1.2nm and lowest SS=63mV/dec
J. Gu (2012)
10.1063/1.2818678
Hydrogen annealing of arrays of planar and vertically stacked Si nanowires
E. Dornel (2007)
10.1109/23.785739
Gate-all-around OTA's for rad-hard and high-temperature analog applications
A. Vandooren (1999)
Analysis of subthreshold slope with substrate bias in Junctionless multiple gate MOSFETs ”
S. M. Lee (2013)
10.1063/1.4748909
Bipolar effects in unipolar junctionless transistors
M. Parihar (2012)
10.1109/TED.2011.2157826
Junctionless Multiple-Gate Transistors for Analog Applications
R. Doria (2011)
Deleonibus , “ 3 D multichannels and stacked nanowires technologies for new design opportunities in nanoelectronics ”
S. (2006)
Vertical Si-Nanowire n-Type Tunneling FETs With Low Subthreshold Swing (≤ 50 mV/decade) at Room Temperature
Gandhi Ramanathan (2011)
10.1063/1.3464320
Trade-off between density of states and gate capacitance in size-dependent injection velocity of ballistic n-channel silicon nanowire transistors
Y. Lee (2010)
10.1109/EDL.1987.26677
Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance
F. Balestra (1987)
10.1149/1.2813501
Analysis of Silicon Thickness Reduction on Analog Parameters of GC GAA SOI Transitors Operating up to 300{degree sign}C
Carolina D. dos Santos (2007)
10.1038/nature10676
Multigate transistors as the future of classical metal–oxide–semiconductor field-effect transistors
I. Ferain (2011)
10.1049/EL.2012.4535
Junctionless Π-gate transistor with indium gallium arsenide channel
Huaxin Guo (2013)
10.1109/VLSIT.2008.4588553
Performance breakthrough in 8 nm gate length Gate-All-Around nanowire transistors using metallic nanowire contacts
Y. Jiang (2008)
10.1109/TED.2011.2121913
Process Technology Variation
K. Kuhn (2011)
Martino, “Analysis of silicon thickness reduction on analog parameters of GC GAA SOI transistors operating up to 300°C
C. Davanzzo Gomes dos Santos (2006)
10.1109/CDE.2013.6481344
A simple compact model for the junctionless Variable Barrier Transistor (VBT)
O. Moldovan (2013)
10.1109/SOI.1995.526463
Quantum-wire effects in thin and narrow SOI MOSFETs
X. Baie (1995)
10.1109/TED.2008.2005154
Si, SiGe Nanowire Devices by Top–Down Technology and Their Applications
N. Singh (2008)
10.1109/LED.2011.2131118
Junctionless Vertical-Si-Nanowire-Channel-Based SONOS Memory With 2-Bit Storage per Cell
Y. Sun (2011)
Trade - off between density of states and gate capacitance in sizedependent injection velocity of ballistic n - channel silicon nanowire transistors ”
C. Martinez Lacambra (2010)
10.1063/1.4773055
Bipolar snapback in junctionless transistors for capacitorless dynamic random access memory
M. Parihar (2012)
10.1109/IEDM.2009.5424364
High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling
S. Bangsaruntip (2009)
10.1016/J.NANTOD.2011.02.001
Silicon nanowire field-effect transistor-based biosensors for biomedical diagnosis and cellular recording investigation
Kuan I. Chen (2011)



This paper is referenced by
Semantic Scholar Logo Some data provided by SemanticScholar