Online citations, reference lists, and bibliographies.
← Back to Search

Optimization Of Zero-level Interlayer Dielectric Materials For Gate-all-around Silicon Nanowire Channel Fabrication In A Replacement Metal Gate Process

Q. Zhang, Hai-ling Tu, Zhang Zhao-hao, Junjie Li, Feng Wei, Guilei Wang, Jiaohao Han, Hongbin Zhao, Yongkui Zhang, Y. Li, Zhenhua Wu, Jie Gu, Xu Renren, Guibin Bai, G. Xu, Qianhui Wei, Y. Fan, J. Yan, B. Li, Q. Xu, Huaxiang Yin, W. Wang
Published 2021 · Materials Science

Save to my Library
Download PDF
Analyze on Scholarcy
Share
Abstract In this work, the influences of zero-level interlayer dielectric (ILD0) materials on the fabrication of silicon nanowire (SiNW) gate-all-around (GAA) transistors based on conventional mainstream FinFET replacement metal gate (RMG) technology were investigated. We find that the fins in the source/drain (SD) regions covered by conventional plasma-enhanced chemical vapor deposition (PECVD) of SiO2 are seriously eroded after NW release and surface processing. To achieve desirable device fabrication, new fabrication technologies with ILD0 materials formed by PECVD SiNx and low pressure chemical vapor deposition (LPCVD) SiNx are introduced to replace the conventional PECVD SiO2. The results demonstrate that the PECVD SiNx ILD0 device overcomes the eroding issue at SD in NW release process but causes spacers exfoliation. In contrast, the LPCVD SiNx ILD0 provides excellent preservation of the SD fins as well as the adjacent spacers. Fully isolated SiNW GAA transistors with the LPCVD SiNx ILD0 film are successfully fabricated with well electrical characteristics and higher yield. The proposed optimized approach provides a robust processing window for the fabrication of GAA NW transistors.
This paper references
10.1109/IEDM.2013.6724667
Density scaling with gate-all-around silicon nanowire MOSFETs for the 10 nm node and beyond
S. Bangsaruntip (2013)
10.1016/J.MEE.2018.07.001
Influence of the hard masks profiles on formation of nanometer Si scalloped fins arrays
Q. Zhang (2018)
10.1021/acs.nanolett.7b03450
Enhanced Electron Mobility in Nonplanar Tensile Strained Si Epitaxially Grown on SixGe1-x Nanowires.
Feng Wen (2018)
10.1109/IEDM.2014.7046976
A 14nm logic technology featuring 2nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 µm2 SRAM cell size
S. Natarajan (2014)
10.1109/VLSIT.2016.7573359
Si FinFET based 10nm technology with multi Vt gate stack for low power and high performance applications
H.-J. Cho (2016)
10.1109/IEDM.2009.5424364
High performance and highly uniform gate-all-around silicon nanowire MOSFETs with wire size dependent scaling
S. Bangsaruntip (2009)
10.1016/J.SSE.2017.10.018
Comparison of dual- k spacer and single- k spacer for single NWFET and 3-stack NWFET
Hyungwoo Ko (2017)
10.1063/1.2818678
Hydrogen annealing of arrays of planar and vertically stacked Si nanowires
E. Dornel (2007)
10.1109/LED.2009.2014975
Vertically Stacked Silicon Nanowire Transistors Fabricated by Inductive Plasma Etching and Stress-Limited Oxidation
R. Ng (2009)
10.1109/LED.2017.2768484
Investigation on Electrostatic Discharge Robustness of Gate-All-Around Silicon Nanowire Transistors Combined With Thermal Analysis
M. Li (2017)
10.1109/IEDM.2016.7838438
FOI FinFET with ultra-low parasitic resistance enabled by fully metallic source and drain formation on isolated bulk-fin
Q. Zhang (2016)
10.1149/2.0071504SSL
Self-Aligned Fin-On-Oxide (FOO) FinFETs for Improved SCE Immunity and Multi-VTH Operation on Si Substrate
X. Ma (2015)
10.1109/LED.2010.2080256
High-Performance Silicon Nanowire Gate-All-Around nMOSFETs Fabricated on Bulk Substrate Using CMOS-Compatible Process
Y. Song (2010)
10.1039/c3nr33738c
Vertical nanowire array-based field effect transistors for ultimate scaling.
G. Larrieu (2013)
10.1109/LED.2019.2891364
FinFET With Improved Subthreshold Swing and Drain Current Using 3-nm Ferroelectric Hf0.5Zr0.5O2
Zhaohao Zhang (2019)
10.1109/IEDM.2013.6724698
A practical Si nanowire technology with nanowire-on-insulator structure for beyond 10nm logic technologies
Sung-Gi Hur (2013)
10.1109/LED.2018.2807389
Novel GAA Si Nanowire p-MOSFETs With Excellent Short-Channel Effect Immunity via an Advanced Forming Process
Q. Zhang (2018)
10.1149/2.0251710JSS
Fabrication and Characterization of p-Channel Charge Trapping Type FOI-FinFET Memory with MAHAS Structure
Zhaozhao Hou (2017)
10.1109/TNANO.2017.2653099
Channel Stress and Ballistic Performance Advantages of Gate-All-Around FETs and Inserted-Oxide FinFETs
Daniel Connelly (2017)
10.1016/J.SSE.2011.11.032
Electrical characteristics of 20-nm junctionless Si nanowire transistors
C. Park (2012)
10.1109/IEDM.2016.7838456
Vertically stacked gate-all-around Si nanowire CMOS transistors with dual work function metal gates
H. Mertens (2016)
10.1109/VLSIT.2014.6894390
Bottom oxidation through STI (BOTS) — A novel approach to fabricate dielectric isolated FinFETs on bulk substrates
K. Cheng (2014)
10.1186/s11671-015-0958-4
Novel 14-nm Scallop-Shaped FinFETs (S-FinFETs) on Bulk-Si Substrate
W. Xu (2015)
10.23919/VLSIT.2017.7998183
Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFET
N. Loubet (2017)
10.1109/VLSIT.2016.7573416
Gate-all-around MOSFETs based on vertically stacked horizontal Si nanowires in a replacement metal gate process on bulk Si substrates
H. Mertens (2016)
10.1109/VLSIT.2015.7223654
Si-cap-free SiGe p-channel FinFETs and gate-all-around transistors in a replacement metal gate process: Interface trap density reduction and performance improvement by high-pressure deuterium anneal
H. Mertens (2015)
10.1109/IEDM.2018.8614629
3nm GAA Technology featuring Multi-Bridge-Channel FET for Low Power and High Performance Applications
Geumjong Bae (2018)
10.1016/j.snb.2019.127464
O2 plasma treated biosensor for enhancing detection sensitivity of sulfadiazine in a high-к HfO2 coated silicon nanowire array
Nan Zhang (2020)



Semantic Scholar Logo Some data provided by SemanticScholar