Online citations, reference lists, and bibliographies.
← Back to Search

MOSFET Gate Leakage Modeling And Selection Guide For Alternative Gate Dielectrics Based On Leakage Considerations

Yee-Chia Yeo, T. King, C. Hu
Published 2003 · Physics

Cite This
Download PDF
Analyze on Scholarcy
Share
In this paper, we explore the scaling limits of alternative gate dielectrics based on their direct-tunneling characteristics and gate-leakage requirements for future CMOS technology generations. Important material parameters such as the tunneling effective mass are extracted from the direct-tunneling characteristics of several promising high-/spl kappa/ gate dielectrics for the first time. We also introduce a figure-of-merit for comparing the relative advantages of various gate dielectrics based on the gate-leakage current. Using an accurate direct-tunneling gate-current model and specifications from the International Technology Roadmap for Semiconductors (ITRS), we provide guidelines for the selection of gate dielectrics to satisfy the projected off-state leakage current requirements of future high-performance and low-power technologies.
This paper references
10.1109/16.285029
Hole injection SiO/sub 2/ breakdown model for very low voltage lifetime extrapolation
K. Schuegraf (1994)
10.1109/16.930653
Modeling CMOS tunneling currents through ultrathin gate oxide due to conduction- and valence-band electron and hole tunneling
W. Lee (2001)
Effects of High- Gate Dielectric Materials on Metal and Silicon Gate Workfunctions
Yee-Chia Yeo (2002)
High quality La O and Al O gate dielectrics with EOT 5–10 angstroms
A Chin (2000)
10.1063/1.123476
Schottky barrier heights of tantalum oxide, barium strontium titanate, lead titanate, and strontium bismuth tantalate
J. Robertson (1999)
10.1109/55.919237
Dual-metal gate CMOS technology with ultrathin silicon nitride gate dielectric
Yee-Chia Yeo (2001)
10.1109/IEDM.1999.823866
MOSCAP and MOSFET characteristics using ZrO/sub 2/ gate dielectric deposited directly on Si
Wen-Jie Qi (1999)
50 nm vertical replacement-gate nMOSFET's with ALD HfO and Al O gate dielectrics
M Hergenrother (2001)
10.1109/VLSIT.2001.934921
Scaling towards 35 nm gate length CMOS
Bin Yu (2001)
Ultra Thin (<20@ CVD Si3N4 Gate Dielectric for Deep-Sub-Micron CMOS Devices
S. C. Song (1998)
10.1063/1.1361065
High-κ gate dielectrics: Current status and materials properties considerations
G. Wilk (2001)
10.1063/1.1435411
Polarity effect on the temperature dependence of leakage current through HfO2/SiO2 gate dielectric stacks
Zhen Xu (2002)
10.1109/IEDM.2000.904253
MOSFET devices with polysilicon on single-layer HfO/sub 2/ high-K dielectrics
L. Kang (2000)
10.1147/rd.462.0133
Beyond the conventional transistor
H. P. Wong (2002)
10.1109/55.998878
Hole tunneling current through oxynitride/oxide stack and the stack optimization for p-MOSFETs
H. Yu (2002)
10.2307/2312761
Quantum Mechanics
E. Merzbacher (1961)
BSIM3v3.2 MOSFET Model—Users' manual. [Online]. Available: http://www-device
W Liu (1999)
International Technology Roadmap for Semiconductors
M. Godwin (2000)
1] International Technology Roadmap for Semiconductors
(2001)
10.1557/JMR.1996.0350
Thermodynamic stability of binary oxides in contact With silicon
K. J. Hubbard (1996)
10.1109/IEDM.2001.979400
50 nm vertical replacement-gate (VRG) nMOSFETs with ALD HfO/sub 2/ and Al/sub 2/O/sub 3/ gate dielectrics
J. Hergenrother (2001)
Low standby power CMOS with HfO gate oxide for 100-nm generation
S Pidin (2002)
10.1109/T-ED.1983.21442
An analytic model for the MIS tunnel junction
N. G. Tarr (1983)
10.1109/RELPHY.1993.283311
Hole injection oxide breakdown model for very low voltage lifetime extrapolation
K. Schuegraf (1993)
10.1109/VLSIT.2002.1015375
Low standby power CMOS with HfO/sub 2/ gate oxide for 100-nm generation
S. Pidin (2002)
10.1109/LED.2002.1004229
Effects of high-/spl kappa/ gate dielectric materials on metal and silicon gate workfunctions
Yee-Chia Yeo (2002)
Making Silicon Nitride Film a Viable Gate Dielectric
T. Ma (1998)
10.1109/55.981318
Current transport in metal/hafnium oxide/silicon structure
W.J. Zhu (2002)
High quality ultra thin CVD HfOgate stack with poly-Si gate electrode
S. J. Lee (2000)
BSIM3v3.2 MOSFET Model—Users
W. Liu et al (1999)
Current transport in metal/hafnium oxide/Si structure
W J Zhu (2002)
10.1116/1.591472
Band offsets of wide-band-gap oxides and implications for future electronic devices
J. Robertson (2000)
10.1109/55.678546
Tunneling leakage current in oxynitride: dependence on oxygen/nitrogen content
Xin Guo (1998)
10.1109/55.877204
Direct tunneling gate leakage current in transistors with ultrathin silicon nitride gate dielectric
Yee Chia Yeo (2000)
Two Silicon Nitride Technologies for Post
Q. Lu (2001)
10.1109/16.998593
Downscaling limit of equivalent oxide thickness in formation of ultrathin gate dielectric by thermal-enhanced remote plasma nitridation
C. Chen (2002)
10.1063/1.373587
Trap-assisted tunneling in high permittivity gate dielectric stacks
M. Houssa (2000)
10.1109/VLSIC.2001.934176
BSIM model for circuit design using advanced technologies
C. Hu (2001)
10.1109/55.930679
Two silicon nitride technologies for post-SiO2 MOSFET gate dielectric
Qiang Lu (2001)
10.1103/PHYSREV.123.85
Tunneling from an Independent-Particle Point of View
W. Harrison (1961)
10.1109/IEDM.2000.904252
High quality ultra thin CVD HfO/sub 2/ gate stack with poly-Si gate electrode
S. Lee (2000)



This paper is referenced by
10.1109/TED.2005.848867
Characterization of accumulation layer capacitance for extracting data on high-/spl kappa/ gate dielectrics
S. Kar (2005)
10.1155/2014/365689
FinFETs: From Devices to Architectures
D. Bhattacharya (2014)
10.1088/0957-4484/27/3/035202
Three-terminal nanoelectromechanical switch based on tungsten nitride--an amorphous metallic material.
Abdulilah M. Mayet (2016)
10.1109/TPEL.2014.2353417
Gate Oxide Reliability Issues of SiC MOSFETs Under Short-Circuit Operation
T. Nguyen (2015)
10.1007/s11227-018-2637-6
Wasted dynamic power and correlation to instruction set architecture for CPU throttling
Abdullah A. Owahid (2018)
10.1103/PHYSREVB.73.075328
Bonding and interface states of Si:HfO2 and Si:ZrO2 interfaces
P. Peacock (2006)
Estimating Operational Age of an Integrated Circuit
Prattay Chowdhury (2020)
10.1002/OCA.813
Joint control for flexible‐joint robot with input‐estimation approach and LQG method
Chien-Yu Ji (2008)
10.1007/S00542-017-3703-3
Fabrication and characterization of n-Si/SiON/metal gate structure for future MOS technology
R. Rajput (2018)
10.5120/3531-4817
Enhanced Leakage Control in Scaled 45nm nMOS Devices using SiO2 and Si3N4
Dhar Subhra (2011)
Top-Down Digital VLSI Design: From Architectures to Gate-Level Circuits and FPGAs
H. Kaeslin (2014)
10.1109/SCD.2011.6068768
First-principles investigation of the leakage current through strained SiO2 gate dielectrics in MOSFETs
Ebrahim Nadimi (2011)
10.1109/TED.2019.2919454
Plasma Charge Accumulative Model in Quantitative FinFET Plasma Damage
Yi-Pei Tsai (2019)
Fabrication, characterization and simulation of band-to-band tunneling field-effect transistors based on silicon germanium
M. Schmidt (2013)
Notre Dame TFET Model Version 2 . 1 . 0 , July 10 2015
H. Lu (2017)
Characterization of 28 nm FDSOI MOS and application to the design of a low-power 2.4 GHz LNA
R. Jiménez (2017)
10.1109/ICEEE.2011.6106668
Gate leakage currents modeling for oxynitride gate dielectric in double gate MOSFETs
S. I. Garduño (2011)
10.1007/S00339-017-1545-6
A 3D statistical simulation study of titanium metal gate WFV on electrical parameters in n-channel Ge step-FinFET
R. Saha (2018)
2 Subthreshold Current---“ Off ” is not totally
()
10.1109/TED.2006.876272
Modeling and simulation of a nanoscale three-region tri-material gate stack (TRIMGAS) MOSFET for improved carrier transport efficiency and reduced hot-electron effects
K. Goel (2006)
10.1017/CBO9781316156148.003
FinFETs: From Devices to Architectures
Debajit Bhattacharya (2014)
10.1063/1.5025829
Optical band gap analysis and modeling for ultra-thin high-k dielectrics in high-k/metal gate transistors
Min Dai (2018)
10.1109/TED.2006.874157
Gate capacitances behavior of nanometer FD SOI CMOS devices with HfO/sub 2/ high-k gate dielectric considering vertical and fringing displacement effects using 2-D Simulation
Yu-Sheng Lin (2006)
10.1016/j.microrel.2007.01.059
VSP - A gate stack analyzer
M. Karner (2007)
10.1109/IPFA.2004.1345526
Effects of base oxide in HfSiO/SiO/sub 2/ high-k gate stacks
W.H. Wu (2004)
10.1109/ICONSET.2011.6168012
Mathematical analysis of 1-D Poisson's equation in the long channel SOI MOSFET
Suman S. Basu (2011)
10.2200/S00858ED1V01Y201805EET010
Low Substrate Temperature Modeling Outlook of Scaled n-MOSFET
Nabil Shovon Ashraf (2018)
10.32657/10356/39154
Flicker noise fluctuations in deep submicron MOSFETs
Johnny Kok Wai. Chew (2007)
10.1016/j.aeue.2020.153071
2-D analytical modeling of drain and gate-leakage currents of cylindrical gate asymmetric halo doped dual material-junctionless accumulation mode MOSFET
Kamalaksha Baral (2020)
10.1063/1.3653833
Electronic structure of silicon oxynitride: Ab-initio and experimental study, comparison with silicon nitride
S. S. Nekrashevich (2011)
10.1016/J.JALLCOM.2015.05.057
Optical properties and electronic band lineup on Si of amorphous zirconium modified Bi 2 Zn 2/3 Nb 4/3 O 7 thin films
Sudheendran Kooriyattil (2015)
10.1109/JXCDC.2016.2582204
Universal Charge-Conserving TFET SPICE Model Incorporating Gate Current and Noise
H. Lu (2016)
See more
Semantic Scholar Logo Some data provided by SemanticScholar